



How Does Software Prefetching Work on GPU Query Processing?

Yangshen Deng, Shiwen Chen, Zhaoyang Hong, Bo Tang

Southern University of Science and Technology

AlayaDB Al



Existing GPU DBs (GPU as primary processor)

- What is the performance bottleneck?
 - *Bandwidth* of global memory
 - Achieving a higher bandwidth requires increasing the memory-level parallelism
- How do they achieve memory-level parallelism?
 - Simply rely on the *implicit hardware scheduling*





Does implicit hardware scheduling efficiently utilize memory bandwidth?



Performance Analysis of BTree Search

DBGroup

Searching a GPU BTree with *implicit hardware scheduling*

Results

- Bounded by memory bandwidth
- LOW bandwidth utilization



Implicit hardware scheduling is NOT good enough





- Manually overlap compute operations and memory requests
- Could improve memory-level parallelism and achieve higher bandwidth
- Success in CPU databases but has not been studied in GPU databases





How does *software prefetching* work on GPU query processing?





- Implements 4 existing prefetching algorithms on GPU
- Analyzes their performance with hash join probe and BTree search
- Proposes several optimizations
- Gives a list of guidelines



The processing of each tuple can be modeled as

a code path with dependent memory accesses and compute operations

E.g., hash join probe

compute0compute the hash valuememoryread the bucketcompute1compute1memoryread next bucket

code stage



Prefetching Algorithms in CPU Databases

We study 4 prefetching algorithms previously proposed for CPU DB

- Group Prefetch (GP) [1]
- Software Pipeline Prefetch (SPP) [1]
- Asynchronous Memory Access Chaining (AMAC) [2]
- Interleaved Multi-Vectorizing (IMV) [3]



Group Prefetch (GP)



An example of processing 8 tuples An iteration processes 1 *code stage* of 4 tuples



Needs to buffer the state of each *tuple* in an iteration





Software Pipelined Prefetch (SPP)



An example of processing 8 tuples Each iteration processes all *code stages*

Needs to buffer the state of each *code stage*:
Buffer size grows linearly with the length of the code path



An example of processing 8 tuples An iteration processes 1 *code stage* of 4 tuples



Handle **divergent code paths** by dynamically filling the empty stage with a new stage



DBGroup

Needs to buffer the state of each *tuple* in an iteration





An example of processing 8 tuples

An iteration processes 1 code stage of 2 vectors, each with 2 tuples



divergent states







An example of processing 8 tuples

An iteration processes 1 code stage of 2 vectors, each with 2 tuples









An example of processing 8 tuples

An iteration processes 1 code stage of 2 vectors, each with 2 tuples









An example of processing 8 tuples

An iteration processes 1 code stage of 2 vectors, each with 2 tuples



Fill the divergent states





Prefetching APIs in GPU (CUDA)

cuda::memcpy_async

- Explicitly manage the cache (shared memory)
- Explicitly synchronize the prefetch request with an FIFO











For **GP**, **SPP**, and **AMAC**, just replace the prefetch APIs

For IMV, need to re-implement the vector states reorganization

It was proposed for SIMD execution on CPU

♥ We propose an efficient implementation for SIMT execution on GPU with warp primitives and shared memory





w/ divergence inside a code stage





Challenges 1: Divergence



divergent code paths

w/ divergence inside a code stage

BTree search Searches inside a node finish with different steps

uniform code paths .

Hash Join Probe

When bucket chains have the same length

Hash Join Probe

When bucket chains have different lengths

w/o divergence inside a code stage



Solutions for Divergence

Divergent code paths

- **AMAC** fills empty code stage with new stages
- *IMV* reorganizes the divergent vector states

Divergence inside a code stage

- Existing algorithms do not solve this divergence
 - **Our optimization:**

Enabling *fewer threads in a warp* to reduce divergence





Challenges 2: Cache Miss



Incurred by the frequent accesses to state buffer

Our optimization:

Explicitly caching states in *shared memory* with a *coalesced layout*







Hardware: NVIDIA A10 GPU, 72 SMs, 128 cores per SM.

- **Data:** 4-byte key and 4-byte value
- Tasks: hash join probe & BTree search
- **Baseline(BL):** w/o prefetching, only hardware scheduling



Uniform Code Paths





Figure 12: Performance evaluation of BTree search

- Software prefetching achieves higher bandwidth than hardware scheduling
- AMAC and IMV incur extra overhead in handling divergence







Hash join probe on skewed keys: bucket chains have different lengths



- Both IMV and hardware scheduling can handle the divergence
- The way that AMAC handles divergence instead exacerbated the divergence in GPU

IMV=Baseline > GP=SPP > AMAC



Software Prefetching or Hardware Scheduling?



Each SM has 128 hardware cores (4 warp schedulers) It benefits from hardware scheduling only when threads per block > 128



Combining them together may get the best performance





- Software Prefetching WORKS in GPU query processing.
- For workloads with uniform code paths, use GP.
- For workloads with divergent code paths, use IMV.
- For workloads with divergence inside a code stage, enable a proper number of threads per warp.
- Make sure the states are cached in shared memory or registers.
- Combine software prefetching and hardware scheduling to get the best performance.





Thank you

Code: <u>https://github.com/DBGroup-SUSTech/GPUDB-Prefetch</u>





[1] S. Chen, A. Ailamaki, P. B. Gibbons, and T. C. Mowry. 2004. Improving hash join performance through prefetching. ICDE.

[2] Onur Kocberber, Babak Falsafi, and Boris Grot. 2015. Asynchronous memory access chaining. VLDB.

[3] Zhuhe Fang, Beilei Zheng, and Chuliang Weng. 2019. Interleaved multivectorizing. VLDB.